In system on a chip (SoC), multilevel interconnects consist of tfuee tiers, local, semi-global and global wiring for decreasing the power consumption [l] (Fig.l) In this paper, we propose the novel Dpp of MSZ with a bottom anti-reflective dielectric layer for the future row-cost semi-global interconnects by the KrF (2aSnm) lithography.
Introduction
In system on a chip (SoC), multilevel interconnects consist of tfuee tiers, local, semi-global and global wiring for decreasing the power consumption [l] (Fig.l) . The process cosf however, will be boosted up for the increasing of the interconnect layers with low-k materials due to the complexity of the fabrication process. Recently, the novel low-cost process for the inter-line dielectrics (ILD) was proposed, using the direct patteming process (Dpp) of methylsilsesquiazane (MSZ) by the photo-chemical reaction for EB inadiation [2] . The In the case of SiN/Sio2/Si-subsfiate (Fig.6) , the standing-waves between the substrate and the MSZ surface, which was caused by the strong refraction from the underneath layers, were conspicuously observed. To reduce the refraction from the substrate, we adopted a bottom anti-refractive layer structure the Sio2/p-BcB/Si-sibstrate (Fig.7) . The trenches have flat side-walls, which coincide with the simulated shapes. Consequently, the 0.28pm width Cu interconnects was fabricated, which have the good sheet resistance (Fig.B) .
Conclusions
The novel direct patterning process (DPP) with the photo-sensitive low-k dielectric MSZ (methylsilsesquiazane) was adopted to fabricate the Cu damascene interconnects using the KrF (2a8nm) lithography. The film has low dielectric constant (k:2.7), high break-down strength (>3MV/cm) and high thermal stability (>400"C). The IJV-cure, the moisture treatment and the bottom anti-reflective layer were the key processes for the KrF-Dpp. 
